| Dictionary of computer science, engineering and technology PA Laplante, N Werghi, CL Kuszmavl, C Verhof, B Henderson-Sellers, ... CRC Press, 2017 | 141 | 2017 |
| Performance-oriented placement and routing for field-programmable gate arrays MJ Alexander, JP Cohoon, JL Ganley, G Robins Proceedings of EURO-DAC. European Design Automation Conference, 80-85, 1995 | 140 | 1995 |
| Routing a multi-terminal critical net: Steiner tree construction in the presence of obstacles JL Ganley, JP Cohoon Proceedings of IEEE International Symposium on Circuits and Systems-ISCAS'94 …, 1994 | 130 | 1994 |
| Placement and routing for performance-oriented FPGA layout MJ Alexander, JP Cohoon, JL Ganley, G Robins VLSI Design 7 (1), 97-110, 1998 | 125 | 1998 |
| Partitioning placement method using diagonal cutlines S Teig, JL Ganley US Patent 6,516,455, 2003 | 106 | 2003 |
| Method and apparatus for placing circuit modules S Teig, JL Ganley US Patent 7,055,120, 2006 | 85 | 2006 |
| The pagenumber of k-trees is O (k) JL Ganley, LS Heath Discrete Applied Mathematics 109 (3), 215-221, 2001 | 72 | 2001 |
| Method and apparatus for pre-computing routes for multiple wiring models S Teig, JL Ganley US Patent 6,687,893, 2004 | 67 | 2004 |
| Method and apparatus for measuring congestion in a partitioned region S Teig, JL Ganley US Patent 6,651,233, 2003 | 62 | 2003 |
| Method and apparatus for storing routes for groups of related net configurations S Teig, JL Ganley US Patent 7,398,498, 2008 | 60 | 2008 |
| Method and apparatus for using a diagonal line to measure an attribute of a bounding box of a net S Teig, JL Ganley US Patent 6,671,864, 2003 | 59 | 2003 |
| A new heuristic for rectilinear Steiner trees II Mandoiu, VV Vazirani, JL Ganley IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2000 | 59 | 2000 |
| Method and apparatus for computing placement costs S Teig, JL Ganley US Patent 7,080,336, 2006 | 58 | 2006 |
| Method and apparatus for considering diagonal wiring in placement S Teig, JL Ganley US Patent 7,024,650, 2006 | 56 | 2006 |
| Recursive partitioning placement method and apparatus S Teig, JL Ganley US Patent 6,826,737, 2004 | 55 | 2004 |
| Minimum-congestion hypergraph embedding in a cycle JL Ganley, JP Cohoon IEEE transactions on computers 46 (5), 600-602, 1997 | 52 | 1997 |
| Partitioning placement method and apparatus S Teig, JL Ganley US Patent 6,848,091, 2005 | 51 | 2005 |
| Method and apparatus for pre-computing and using placement costs within a partitioned region for multiple wiring models S Teig, JL Ganley US Patent 6,910,198, 2005 | 50 | 2005 |
| Method and apparatus for pre-computing attributes of routes S Teig, JL Ganley US Patent 6,907,593, 2005 | 50 | 2005 |
| Method and apparatus for pre-computing routes S Teig, JL Ganley, HY Chao US Patent 7,139,994, 2006 | 48 | 2006 |
