Daniel Grosse
Daniel Grosse
Verifierad e-postadress på jku.at - Startsida
Titel
Citeras av
Citeras av
År
RevLib: An online resource for reversible functions and reversible circuits
R Wille, D Große, L Teuber, GW Dueck, R Drechsler
38th International Symposium on Multiple Valued Logic (ismvl 2008), 220-225, 2008
3372008
Exact multiple-control toffoli network synthesis with SAT techniques
D Große, R Wille, GW Dueck, R Drechsler
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2009
1842009
Proving transaction and system-level properties of untimed SystemC TLM designs
D Große, HM Le, R Drechsler
Eighth ACM/IEEE International Conference on Formal Methods and Models for …, 2010
842010
Equivalence checking of reversible circuits
R Wille, D Große, DM Miller, R Drechsler
2009 39th International Symposium on Multiple-Valued Logic, 324-330, 2009
812009
HW/SW co-verification of embedded systems using bounded model checking
D Groβe, U Kühne, R Drechsler
Proceedings of the 16th ACM Great Lakes symposium on VLSI, 43-48, 2006
622006
Formal verification of integer multipliers by combining Gröbner basis with logic reduction
A Sayed-Ahmed, D Große, U Kühne, M Soeken, R Drechsler
2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2016
592016
Quantified synthesis of reversible logic
R Wille, HM Le, GW Dueck, D GroBe
2008 Design, Automation and Test in Europe, 1015-1020, 2008
572008
Formal verification of LTL formulas for SystemC designs
D Große, R Drechsler
Proceedings of the 2003 International Symposium on Circuits and Systems …, 2003
562003
Fast exact Toffoli network synthesis of reversible logic
R Wille, D Große
2007 IEEE/ACM International Conference on Computer-Aided Design, 60-64, 2007
552007
SWORD: A SAT like prover using word level information
R Wille, G Fey, D Große, S Eggersglüß, R Drechsler
VLSI-SoC: Advanced Topics on Systems on a Chip, 1-17, 2009
532009
Reachability analysis for formal verification of SystemC
R Drechsler, D Große
Proceedings Euromicro Symposium on Digital System Design. Architectures …, 2002
502002
Exact SAT-based Toffoli network synthesis
D Große, X Chen, GW Dueck, R Drechsler
Proceedings of the 17th ACM Great Lakes symposium on VLSI, 96-101, 2007
492007
Reversible logic synthesis with output permutation
R Wille, D Große, GW Dueck, R Drechsler
2009 22nd International Conference on VLSI Design, 189-194, 2009
482009
ParSyC: an efficient SystemC parser
G Fey, D Große, T Cassens, C Genz, T Warode, R Drechsler
In Workshop on Synthesis And System Integration of Mixed Information …, 2004
472004
Verifying SystemC using an intermediate verification language and symbolic simulation
HM Le, D Große, V Herdt, R Drechsler
Proceedings of the 50th Annual Design Automation Conference, 1-6, 2013
452013
WoLFram-a word level framework for formal verification
A Sülflow, U Kühne, G Fey, D Grosse, R Drechsler
2009 IEEE/IFIP International Symposium on Rapid System Prototyping, 11-17, 2009
442009
Exact synthesis of elementary quantum gate circuits for reversible functions with don't cares
D Große, R Wille, GW Dueck, R Drechsler
38th International Symposium on Multiple Valued Logic (ismvl 2008), 214-219, 2008
432008
CheckSyC: An efficient property checker for RTL SystemC designs
D Große, R Drechsler
2005 IEEE International Symposium on Circuits and Systems, 4167-4170, 2005
432005
Quality-Driven SystemC Design
D Große, R Drechsler
Springer, 2010
422010
Efficient Automatic Visualization of SystemC Designs.
D Große, R Drechsler, L Linhard, G Angst
FDL, 646-658, 2003
422003
Systemet kan inte utföra åtgärden just nu. Försök igen senare.
Artiklar 1–20