Prathap Kumar Valsan
Prathap Kumar Valsan
Software Engineer Intel Corporation , Graduate Student of Computer Engineering, University of Kansas
Verified email at intel.com
Title
Cited by
Cited by
Year
Taming non-blocking caches to improve isolation in multicore real-time systems
PK Valsan, H Yun, F Farshchi
2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS …, 2016
892016
Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems.
H Yun, R Pellizzoni, PK Valsan
Euromicro Conference on Real-Time Systems (ECRTS), 184-195, 2015
642015
MEDUSA: a predictable and high-performance DRAM controller for multicore based embedded systems
PK Valsan, H Yun
2015 IEEE 3rd International Conference on Cyber-Physical Systems, Networks …, 2015
242015
Deterministic memory abstraction and supporting multicore system architecture
F Farshchi, PK Valsan, R Mancuso, H Yun
Euromicro Conference on Real-Time Systems (ECRTS) 106, 2018
122018
Evaluating the isolation effect of cache partitioning on cots multicore platforms
H Yun, PK Valsan
OSPERT 2015 45, 2015
112015
Addressing isolation challenges of non-blocking caches for multicore real-time systems
PK Valsan, H Yun, F Farshchi
Real-Time Systems 53 (5), 673-708, 2017
102017
The deterministic memory abstraction and supporting cache architecture for multicore real-time systems
F Farshchi, PK Valsan, R Mancuso, H Yun
30th Euromicro Conference on Real-Time Systems (ECRTS 2018), Leibniz …, 2018
12018
Towards achieving predictable memory performance on multi-core based mixed criticality embedded systems
P Kumar Valsan
University of Kansas, 2016
2016
An Enhanced COTS DRAM Controller Design for High-Performance Real-Time Systems
PK Valsan, H Yun
The system can't perform the operation now. Try again later.
Articles 1–9