Patrick Schaumont
Titel
Citeras av
Citeras av
År
A new algorithm for elimination of common subexpressions
R Pasko, P Schaumont, V Derudder, S Vernalde, D Durackova
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 1999
3451999
A large scale characterization of RO-PUF
A Maiti, J Casarona, L McHale, P Schaumont
2010 IEEE International Symposium on Hardware-Oriented Security and Trust …, 2010
3432010
A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions
A Maiti, V Gunreddy, P Schaumont
IACR ePrint 657, 2011
2802011
Design and performance testing of a 2.29-GB/s Rijndael processor
I Verbauwhede, P Schaumont, H Kuo
IEEE Journal of Solid-State Circuits 38 (3), 569-572, 2003
2752003
Improved ring oscillator PUF: An FPGA-friendly secure primitive
A Maiti, P Schaumont
Journal of cryptology 24 (2), 375-397, 2011
2722011
A quick safari through the reconfiguration jungle
P Schaumont, I Verbauwhede, K Keutzer, M Sarrafzadeh
Proceedings of the 38th Design Automation Conference (IEEE Cat. No …, 2001
2632001
Improving the quality of a physical unclonable function using configurable ring oscillators
A Maiti, P Schaumont
2009 International Conference on Field Programmable Logic and Applications …, 2009
2262009
Prototype IC with WDDL and differential routing–DPA resistance assessment
K Tiri, D Hwang, A Hodjat, BC Lai, S Yang, P Schaumont, I Verbauwhede
International Workshop on Cryptographic Hardware and Embedded Systems, 354-365, 2005
1772005
AES-based security coprocessor IC in 0.18-$ muhbox m $ CMOS with resistance to differential power analysis side-channel attacks
DD Hwang, K Tiri, A Hodjat, BC Lai, S Yang, P Schaumont, ...
IEEE Journal of Solid-State Circuits 41 (4), 781-792, 2006
1652006
AES-based security coprocessor IC in 0.18-$ muhbox m $ CMOS with resistance to differential power analysis side-channel attacks
DD Hwang, K Tiri, A Hodjat, BC Lai, S Yang, P Schaumont, ...
IEEE Journal of Solid-State Circuits 41 (4), 781-792, 2006
1652006
A methodology and design environment for DSP ASIC fixed point refinement
R Cmar, L Rijnders, P Schaumont, S Vernalde, I Bolsens
Design, Automation and Test in Europe Conference and Exhibition 1999 …, 1999
1601999
State-of-the-art of secure ECC implementations: a survey on known side-channel attacks and countermeasures
J Fan, X Guo, E De Mulder, P Schaumont, B Preneel, I Verbauwhede
2010 IEEE International Symposium on Hardware-Oriented Security and Trust …, 2010
1522010
A Practical Introduction to hardware/software Codesign
PR Schaumont
Springer, 2013
1492013
An analysis of delay based PUF implementations on FPGA
S Morozov, A Maiti, P Schaumont
International Symposium on Applied Reconfigurable Computing, 382-387, 2010
1432010
Offline hardware/software authentication for reconfigurable platforms
E Simpson, P Schaumont
Cryptographic Hardware and Embedded Systems-CHES 2006, 311-323, 2006
1362006
A Robust Physical Unclonable Function With Enhanced Challenge-Response Set
A Maiti, I Kim, P Schaumont
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY 7 (1), 333, 2012
1312012
Design apparatus and a method for generating an implementable description of a digital system
P Schaumont, S Vernalde, J Cockx
US Patent 7,006,960, 2006
1282006
A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems
B Mei, P Schaumont, S Vernalde
Proceedings of ProRISC, 405-411, 2000
1272000
A programming environment for the design of complex high speed ASICs
P Schaumont, S Vernalde, L Rijnders, M Engels, I Bolsens
Proceedings of the 35th annual Design Automation Conference, 315-320, 1998
1231998
Secure FPGA circuits using controlled placement and routing
P Yu, P Schaumont
Proceedings of the 5th IEEE/ACM international conference on Hardware …, 2007
1202007
Systemet kan inte utföra åtgärden just nu. Försök igen senare.
Artiklar 1–20