Gabriel H. Loh
Gabriel H. Loh
AMD Research
Verifierad e-postadress på amd.com - Startsida
Titel
Citeras av
Citeras av
År
3D-stacked memory architectures for multi-core processors
GH Loh
ACM SIGARCH computer architecture news 36 (3), 453-464, 2008
8062008
Die stacking (3D) microarchitecture
B Black, M Annavaram, N Brekelbaum, J DeVale, L Jiang, GH Loh, ...
2006 39th Annual IEEE/ACM International Symposium on Microarchitecture …, 2006
6822006
Design space exploration for 3D architectures
Y Xie, GH Loh, B Black, K Bernstein
ACM Journal on Emerging Technologies in Computing Systems (JETC) 2 (2), 65-103, 2006
4652006
Use ECP, not ECC, for hard failures in resistive memories
S Schechter, GH Loh, K Strauss, D Burger
ACM SIGARCH Computer Architecture News 38 (3), 141-152, 2010
3752010
Processor design in 3D die-stacking technologies
GH Loh, Y Xie, B Black
Ieee Micro 27 (3), 31-48, 2007
3602007
PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches
Y Xie, GH Loh
ACM SIGARCH Computer Architecture News 37 (3), 174-183, 2009
3452009
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
R Ausavarungnirun, KKW Chang, L Subramanian, GH Loh, O Mutlu
2012 39th Annual International Symposium on Computer Architecture (ISCA …, 2012
2552012
Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design
MK Qureshi, GH Loh
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 235-246, 2012
2492012
Efficiently enabling conventional block sizes for very large die-stacked DRAM caches
GH Loh, MD Hill
Proceedings of the 44th Annual IEEE/ACM International Symposium on …, 2011
2402011
Thermal analysis of a 3D die-stacked high-performance microprocessor
K Puttaswamy, GH Loh
Proceedings of the 16th ACM Great Lakes symposium on VLSI, 19-24, 2006
2082006
3D-MAPS: 3D massively parallel processor with stacked memory
SK Lim
Design for High Performance, Low Power, and Reliable 3D Integrated Circuits …, 2013
1982013
Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors
K Puttaswamy, GH Loh
2007 IEEE 13th International Symposium on High Performance Computer …, 2007
1882007
Unison cache: A scalable and effective die-stacked DRAM cache
D Jevdjic, GH Loh, C Kaynak, B Falsafi
2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 25-37, 2014
1502014
Dynamic classification of program memory behaviors in CMPs
Y Xie, G Loh
the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects, 2008
1482008
Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories
MR Meswani, S Blagodurov, D Roberts, J Slice, M Ignatowski, GH Loh
2015 IEEE 21st International Symposium on High Performance Computer …, 2015
1432015
Zesto: A cycle-level simulator for highly detailed microarchitecture exploration
GH Loh, S Subramaniam, Y Xie
2009 IEEE International Symposium on Performance Analysis of Systems and …, 2009
1432009
Implementing caches in a 3D technology for high performance processors
K Puttaswamy, GH Loh
2005 International Conference on Computer Design, 525-532, 2005
1372005
Managing GPU concurrency in heterogeneous architectures
O Kayiran, NC Nachiappan, A Jog, R Ausavarungnirun, MT Kandemir, ...
2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 114-126, 2014
1272014
Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs
M Healy, M Vittes, M Ekpanyapong, CS Ballapuram, SK Lim, HHS Lee, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
1142006
Increasing TLB reach by exploiting clustering in page translations
B Pham, A Bhattacharjee, Y Eckert, GH Loh
2014 IEEE 20th International Symposium on High Performance Computer …, 2014
1102014
Systemet kan inte utföra åtgärden just nu. Försök igen senare.
Artiklar 1–20