Kubilay Atasu
Kubilay Atasu
IBM Research - Zurich
Verifierad e-postadress på zurich.ibm.com - Startsida
TitelCiteras avÅr
Automatic application-specific instruction-set extensions under microarchitectural constraints
K Atasu, L Pozzi, P Ienne
Proceedings of the 40th annual Design Automation Conference, 256-261, 2003
4222003
Exact and approximate algorithms for the extension of embedded processor instruction sets
L Pozzi, K Atasu, P Ienne
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
2432006
An integer linear programming approach for identifying instruction-set extensions
K Atasu, G Dündar, C Özturan
Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware …, 2005
1022005
Introduction of local memory elements in instruction set extensions
P Biswas, V Choudhary, K Atasu, L Pozzi, P Ienne, N Dutt
Proceedings of the 41st annual Design Automation Conference, 729-734, 2004
832004
Efficient AES implementations for ARM based platforms
K Atasu, L Breveglieri, M Macchetti
Proceedings of the 2004 ACM symposium on Applied computing, 841-845, 2004
692004
Fast custom instruction identification by convex subgraph enumeration
K Atasu, O Mencer, W Luk, C Ozturan, G Dundar
2008 International Conference on Application-Specific Systems, Architectures …, 2008
572008
Designing a programmable wire-speed regular-expression matching accelerator
J Van Lunteren, C Hagleitner, T Heil, G Biran, U Shvadron, K Atasu
2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, 461-472, 2012
512012
CHIPS: Custom hardware instruction processor synthesis
K Atasu, C Ozturan, GÜ Dundar, O Mencer, W Luk
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2008
452008
Optimizing instruction-set extensible processors under data bandwidth constraints
K Atasu, RG Dimond, O Mencer, W Luk, C Ozturan, G Dundar
2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007
422007
FISH: Fast instruction synthesis for custom processors
K Atasu, W Luk, O Mencer, C Ozturan, G Dundar
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (1), 52-65, 2012
362012
Memory-efficient distribution of regular expressions for fast deep packet inspection
J Rohrer, K Atasu, J van Lunteren, C Hagleitner
Proceedings of the 7th IEEE/ACM international conference on Hardware …, 2009
292009
Hardware-accelerated regular expression matching for high-throughput text analytics
K Atasu, R Polig, C Hagleitner, FR Reiss
2013 23rd International Conference on Field programmable Logic and …, 2013
192013
Regular expression acceleration at multiple tens of Gb/s
J Van Lunteren, J Rohrer, K Atasu, C Hagleitner
1st Workshop on Accelerators for High-performance Architectures in …, 2009
132009
Compiling text analytics queries to FPGAs
R Polig, K Atasu, H Giefers, L Chiticariu
2014 24th international conference on Field Programmable Logic and …, 2014
122014
Giving text analytics a boost
R Polig, K Atasu, L Chiticariu, C Hagleitner, HP Hofstee, FR Reiss, H Zhu, ...
IEEE Micro 34 (4), 6-14, 2014
122014
Hardware-accelerated regular expression matching with overlap handling on ibm poweren processor
K Atasu, F Doerfler, J van Lunteren, C Hagleitner
2013 IEEE 27th International Symposium on Parallel and Distributed …, 2013
122013
Large-scale stochastic learning using GPUs
T Parnell, C Dünner, K Atasu, M Sifalakis, H Pozidis
2017 IEEE International Parallel and Distributed Processing Symposium …, 2017
102017
Compiling pattern contexts to scan lanes under instruction execution constraints
K Atasu, F Dorfler, C Hagleitner, J Van Lunteren
US Patent 9,246,928, 2016
92016
Token-based dictionary pattern matching for text analytics
R Polig, K Atasu, C Hagleitner
2013 23rd International Conference on Field programmable Logic and …, 2013
92013
Non-deterministic finite state machine module for use in a regular expression matching system
K Atasu, C Hagleitner, R Polig, FR Reiss
US Patent 9,983,876, 2018
82018
Systemet kan inte utföra åtgärden just nu. Försök igen senare.
Artiklar 1–20