Michael Orshansky - Google Scholar

Citeras av

	Alla	Sedan 2015
Citat	5286	1995
h-index	31	20
i10-index	67	33

440

220

110

330

200220032004200520062007200820092010201120122013201420152016201720182019202021 60 110 180 321 433 364 336 356 279 252 233 275 354 356 336 398 399 152

Medförfattare

chenming huUniversity of California, BerkeleyVerifierad e-postadress på eecs.berkeley.edu
Sani NassifRadyalis LLCVerifierad e-postadress på radyalis.com
Duane BoningMassachusetts Institute of TechnologyVerifierad e-postadress på mtl.mit.edu
Wei-Shen WangAvatar Integrated SystemsVerifierad e-postadress på avatar-da.com
Andreas GerstlauerAssociate Professor of Electrical and Computer Engineering, The University of Texas at AustinVerifierad e-postadress på ece.utexas.edu
Dennis SylvesterProfessor of Electrical Engineering and Computer Science, University of MichiganVerifierad e-postadress på umich.edu
Ku HePh.D at University of Texas at AustinVerifierad e-postadress på utexas.edu
Yu CaoProfessor of Electrical Engineering, Arizona State UniversityVerifierad e-postadress på asu.edu
Constantine CaramanisProfessor of Electrical and Computer Engineering, UT AustinVerifierad e-postadress på utexas.edu
David Z. PanEngineering Foundation Professor, ECE, University of Texas at AustinVerifierad e-postadress på ece.utexas.edu
Ye WangUniversity of Texas at AustinVerifierad e-postadress på utexas.edu
Mattan ErezThe University of Texas at AustinVerifierad e-postadress på utexas.edu
Todd AustinProfessor of Computer Science and Electrical Engineering, University of MichiganVerifierad e-postadress på umich.edu
Valeria BertaccoProfessor, Computer Science and Engineering, University of MichiganVerifierad e-postadress på umich.edu
Stephen M PlazaProject and Software Engineering Manager, Janelia Farm Research CampusVerifierad e-postadress på janelia.hhmi.org
Scott MahlkeProfessor, Electrical Engineering and Computer Science Dept., University of MichiganVerifierad e-postadress på umich.edu
Kanak AgarwalArmVerifierad e-postadress på arm.com
Jin MiaoSynopsys Inc.Verifierad e-postadress på utexas.edu
Jie HanUniversities of Alberta, Florida, Delft and TsinghuaVerifierad e-postadress på ualberta.ca
Abhijit DavareResearch Scientist, IntelVerifierad e-postadress på intel.com

Michael Orshansky

University of Texas at Austin

Verifierad e-postadress på austin.utexas.edu - Startsida

Computer-aided design for VLSI low-power design


Titel Sortera efter citat Sortera efter år Sortera efter titel	Citeras av Citeras av	År
Approximate computing: An emerging paradigm for energy-efficient design J Han, M Orshansky 2013 18th IEEE European Test Symposium (ETS), 1-6, 2013	717	2013
New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation Y Cao, T Sato, M Orshansky, D Sylvester, C Hu Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE …, 2000	673	2000
Design for manufacturability and statistical design: a constructive approach M Orshansky, SR Nassif, DS Boning Springer Verlag, 2007	263	2007
A general probabilistic framework for worst case timing analysis M Orshansky, K Keutzer Proceedings of the 39th annual Design Automation Conference, 556-561, 2002	258	2002
Bulletproof: A defect-tolerant CMP switch architecture K Constantinides, S Plaza, J Blome, B Zhang, V Bertacco, S Mahlke, ... High-Performance Computer Architecture, 2006. The Twelfth International …, 2006	220	2006
FASER: Fast analysis of soft error susceptibility for cell-based designs B Zhang, WS Wang, M Orshansky 7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-760, 2006	212	2006
Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits M Orshansky, L Milor, P Chen, K Keutzer, C Hu Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions …, 2002	199	2002
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization D Nguyen, A Davare, M Orshansky, D Chinnery, B Thompson, K Keutzer Proceedings of the 2003 international symposium on Low power electronics and …, 2003	189	2003
An efficient algorithm for statistical minimization of total power under timing yield constraints M Mani, A Devgan, M Orshansky Proceedings of the 42nd annual Design Automation Conference, 309-314, 2005	172	2005
Modeling and synthesis of quality-energy optimal approximate adders J Miao, K He, A Gerstlauer, M Orshansky Proceedings of the International Conference on Computer-Aided Design, 728-735, 2012	132	2012
Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction M Orshansky, L Milor, C Hu Semiconductor Manufacturing, IEEE Transactions on 17 (1), 2-11, 2004	131	2004
Fast statistical timing analysis handling arbitrary delay correlations M Orshansky, A Bandyopadhyay Proceedings of the 41st annual Design Automation Conference, 337-342, 2004	127	2004
NBTI-aware DVFS: A new approach to saving energy and increasing processor lifetime M Basoglu, M Orshansky, M Erez 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design …, 2010	120	2010
Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits M Orshansky, L Milor, P Chen, K Keutzer, C Hu Proceedings of the 2000 IEEE/ACM international conference on Computer-aided …, 2000	109	2000
Predictive technology model YU Cao, T Sato, D Sylvester, M Orshansky, C Hu Internet: http://ptm. asu. edu, 2002	95	2002
Analytical modeling of SRAM dynamic stability B Zhang, A Arapostathis, S Nassif, M Orshansky Proceedings of the 2006 IEEE/ACM international conference on Computer-aided …, 2006	94	2006
A new statistical optimization algorithm for gate sizing M Mani, M Orshansky Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004 …, 2004	84	2004
Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization M Mani, AK Sing, M Orshansky Proceedings of the 2006 IEEE/ACM international conference on Computer-aided …, 2006	83	2006
Approximate logic synthesis under general error magnitude and frequency constraints J Miao, A Gerstlauer, M Orshansky 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 779-786, 2013	63	2013
Competitor analysis and its defenses in the e-marketplace YP Sheng, PP Mykytyn Jr, CR Litecky Communications of the ACM 48 (8), 107-112, 2005	63*	2005

Systemet kan inte utföra åtgärden just nu. Försök igen senare.

Artiklar 1–20

Citat per år

Dubblettcitat

Sammanfogade citat

Lägg till medförfattareMedförfattare

Ladda upp PDF

Följ den här författaren

Citeras av

Medförfattare